Introduction
Getting Started
Xilinx 7-Series Architecture
PIPs
Database Development Process
Output Formats
Sites: CLBL[LM]_[LR].SLICE[LM]_X[01] (all CLB)
Sets the LUT6 INIT property
Table Of Contents