Introduction
Getting Started
Xilinx 7-Series Architecture
PIPs
Database Development Process
Output Formats
Configures whether clock enable (CE) is used or clock always on
Configures whether FF can be reset or simply uses D value
XXX: How used when SR?
Table Of Contents